# Scheduling policies for CIOQ switches ${ }^{\text {T}}$ 

Alex Kesselman ${ }^{\text {a,1,* }}$, Adi Rosén ${ }^{\text {b }}$<br>${ }^{a}$ Max Planck Institut fur Informatik, Saarbrucken, Germany<br>${ }^{\text {b }}$ Department of Computer Science, Technion, Haifa, Israel

Received 15 May 2003
Available online 23 November 2004


#### Abstract

Combined input and output queued (CIOQ) architectures with a moderate fabric speedup $S>1$ have come to play a major role in the design of high performance switches. The switch policy that controls such switches must consist of two components. A buffer management policy that controls admission to buffers, and a scheduling policy that is responsible for the transfer of packets from input buffers to output buffers. The goal of the switch policy is to maximize the throughput of the switch. When all packets have a uniform value (or importance), this corresponds to the number of packets sent from the switch. When packets have variable values, this corresponds to the total value of the sent packets.

We derive a number of scheduling policies for CIOQ switches and analyze their throughput using competitive analysis. We thus give for these policies a uniform throughput guarantee, regardless of specific traffic patterns. For the case of packets with uniform values we present a switch policy that is 3 -competitive for any speedup. For the case of packets with variable values we propose two switch policies. One achieves a competitive ratio of $4 S$, and the other achieves a competitive ratio of $8 \min (k, 2\lceil\log \alpha\rceil)$, where $k$ is the number of distinct packet values and $\alpha$ is the ratio between the largest and the smallest value.


© 2004 Elsevier Inc. All rights reserved.
Keywords: CIOQ switches; Scheduling policies; Buffer management; Competitive analysis

[^0]0196-6774/\$ - see front matter © 2004 Elsevier Inc. All rights reserved.
doi:10.1016/j.jalgor.2004.09.003

## 1. Introduction

Switch architectures based on a non-blocking fabric are widely used in today's packet networks. A critical aspect of such an architecture is the placement of switch buffers. In the output queuing (OQ) architecture, packets arriving from input lines immediately cross the switching fabric, and join a queue at the switch output port. Thus, the OQ architecture allows one to maximize the throughput, and permits the accurate control of packet latency. However, in order to avoid contention, the internal speed of an OQ switch must be at least the sum of all the input line rates. The recent developments in networking technology produced a dramatic growth of line rates and have made the speedup requirements of OQ switches difficult to meet. This has in turn generated great interest in the input queuing (IQ) switch architecture, where packets arriving from input lines are queued at input ports. The packets are then extracted from input queues to cross the switching fabric and to be forwarded to the output ports.

However, the IQ architecture can lead to low throughput, and it does not allow the control of latency through the switch. For random traffic, uniformly distributed over all outputs, the throughput (i.e., the average number of packets sent in a time step) of an IQ switch has been shown to be limited to approximately $58 \%$ of the throughput achieved by an OQ switch [14]. A major problem of the IQ architecture is head-of-line (HOL) blocking, which occurs when packets at the head of the various input queues contend on the same output port of the switch. To alleviate the problem of HOL blocking one can maintain at each input a separate queue for each output. This technique is known as virtual output queuing (VOQ). A large number of scheduling algorithms, based on different kinds of matchings between input and outputs ports, have been proposed in the literature for the IQ architecture: these are PIM [4], IRRM [23], iSLIP [21], iOCF [22], RPA [19] and Batch [11], to name a few. These algorithms achieve high throughput when the traffic pattern is admissible (uniform), i.e., the aggregate arrival rate to an input or output port is less than 1 . However, their performance typically degrades when the traffic is non-uniform [18].

Another method to get the delay guarantees of an IQ switch closer to that of an OQ switch is to increase the speedup $S$ of the switch fabric. A switch is said to have a speedup $S$, if the switch fabric runs $S$ times faster than each of the input or output lines. Hence, an OQ switch has a speedup of $N$ (where $N$ is the number of lines), while an IQ switch has a speedup of one. For values of $S$ between 1 and $N$ packets need to be buffered at the inputs before switching as well as at the outputs after switching. This architecture is called a combined input and output queued (CIOQ) architecture. CIOQ switches with a moderate speedup $S$ have received considerable attention in the literature [8,10,12,29]. Prabhakar and McKeown [25] consider the question whether a CIOQ switch can be designed to behave identically to an OQ switch. It is proved that a CIOQ switch with VOQ at the inputs and a speedup of just 4 can be designed to exactly mimic the behavior of an OQ switch, regardless of the nature of the arriving traffic. This result has been later improved by Chuang et al. [9] who show that a speedup of $2-1 / N$ is necessary and sufficient to exactly emulate an OQ switch.

Most of the above works on the control of IQ and CIOQ switches assume that there is always enough buffer space to store the packets when and where needed. Thus, packet drop due to insufficient buffer space never occurs, and all packets arriving to the switch
eventually cross the switch. However, contrary to this setting, it is observed empirically that in the Internet packets are routinely dropped in switches. In the present work we address the question of the design of control policies for switches when buffer space is limited, and thus packet drop may occur. The aim of the policy is that of maximizing the throughput of the switch, i.e., maximizing the number of packets that cross the switch rather than being dropped due to insufficient buffer space. We provide robust control policies for CIOQ switches. Since Internet traffic is difficult to model and it does not seem to follow the more traditional Poisson arrival model [24,27], we do not assume any specific traffic model. Rather, we analyze our policies against arbitrary traffic and provide a uniform throughput guarantee for all traffic patterns using competitive analysis [7,26].

The switch policy controlling a CIOQ switch consists of a buffer management policy and a scheduling policy. The buffer management policy controls the usage of the buffers while the scheduling policy selects packets to be transferred from the inputs to the outputs. We consider the cases of uniform (unit) value packets, as well as variable value packets. The unit value case corresponds to the Best Effort model. In the case of variable value packets, each packet has an intrinsic value, and this corresponds to the DiffServ model [6]. The actual value of a packet may be proportional to the amount of money charged by the Internet Service Provider (ISP) for the corresponding service, or may represent the relative priority of the various packets. The goal of the switch policy is that of maximizing the total value of packets sent.

## Our results

First we consider the case of unit value packets. We present a switch policy that is 3 -competitive for any speedup and is 2 -competitive for a speedup of 1 . We note that implementing "back pressure" (i.e., packets are not transferred to output ports whose buffers are full) helps to achieve a constant competitive ratio in this case.

For the case of variable value packets, we give two scheduling policies, which can be combined with an arbitrary buffer management policy for the input buffers. If the buffer management policy is $c$-competitive for a single buffer, then the first policy is $(2 \cdot c \cdot S)$ competitive while the second policy is $(4 \cdot c \cdot \min (k, 2 \cdot\lceil\log \alpha\rceil))$-competitive for any speedup, where $k$ is the number of distinct packet values and $\alpha$ is the ratio between the highest and the lowest packet value.

To conclude the paper we briefly consider the question of comparing the throughput of a CIOQ switch to the throughput of an OQ switch with FIFO buffers and having a "similar" amount of memory.

## Related work

The control of OQ switches with limited buffer space is essentially reduced to the control of a single output buffer. Thus, work on the control of a single finite buffer, in the face of arbitrary traffic, can be regarded as a work on the control of OQ switches (clearly, the question is of interest when packets have variable values). A number of such works considering a single First-In-First-Out (FIFO) buffer appeared in the literature in recent years. If the buffer policy is allowed to drop packets that have been already accepted, it is said to be
preemptive, otherwise it is said to be non-preemptive. Aiello et al. [2] analyze various nonpreemptive policies for the special case of two different packet values. Andelman et al. [3] generalize these results to multiple packet values. The question of video smoothing is studied by Mansour et al. [20], where they establish an upper bound of 4 on the competitive ratio of the preemptive greedy policy. This result has been later improved to 2 by Kesselman et al. [15], where they also introduced a new bounded-delay packet model. The work of Kesselman and Mansour [16] studies the case in which all packet values are powers of some constant and analyzes the loss rather than the throughput of a policy. The analysis of a single buffer has been later extended to shared memory OQ switches. Competitive analysis of preemptive and non-preemptive scheduling policies was given by Hahne et al. [13] and Kesselman and Mansour [17], respectively. Aiello et al. [1] study the throughput of various protocols in a network of OQ switches with limited buffer space.

The work mostly related to the present paper is the work of Azar and Richter [5], where they consider a system of multiple FIFO buffers. The main contribution of that work is to show that one can control such a system by a specific scheduling policy, defined in that work, and a separate arbitrary local buffer management policy for any of the buffers. Azar and Richter show that the competitive ratio of the resulting policy is twice that of the local buffer management policy. Using previous results on the management of a single buffer they thus provide a 4-competitive algorithm for this model. The present paper extends the work of Azar and Richter to CIOQ switches, by using their technique of decoupling the buffer management policy from the scheduling policy.

The rest of the paper is organized as follows. The model description appears in Section 2. Our switch policies are defined in Section 3. The analysis of switch policies for CIOQ switches appears in Section 4. In Section 5 we compare the throughput of a CIOQ switch to that of an OQ switch. We mention some conclusions in Section 6.

## 2. Model description

We consider an $N \times N$ CIOQ switch (see Fig. 1). Packets, of equal size, arrive at input ports, and each packet is labeled with the output port on which it has to leave the switch. For a packet $p$, we denote by $V(p)$ its value. We assume that packets can have $k$ distinct


Fig. 1. An example of a CIOQ switch.
values, all in the range $[1 . . \alpha]$. For simplicity of presentation, we also assume that the sizes of the buffers are divisible by $\min (k,\lceil\log \alpha\rceil)$.

Unless otherwise stated, we assume that VOQ (Virtual Output Queuing) is implemented at the input ports, and each input $i$ maintains for each output $j$ a separate queue $V O Q_{i, j}$ of capacity $B I_{i, j}$. Each output $j$ maintains a queue $O Q_{j}$ of capacity $B O_{j}$.

We divide time into discrete steps, where a step is the arrival time between two packets at an input. That is, during each time step one packet can arrive at each input port, and one packet can be forwarded on each output port.

We divide each time step into three phases. The first phase is the transmission phase during which the first packet from each non-empty output queue is sent on the output link. We denote by $P_{j}(t)$ the packet that is sent from output $j$ in time step $t$ if any, or a dummy packet with zero value otherwise. We denote by $t_{T}$ the transmission phase of time step $t$. The second phase is the arrival phase. In the arrival phase at most one packet arrives at each input port. We denote by $t_{A}$ the arrival phase of time step $t$. The third phase is the scheduling phase when packets are transferred from input buffers to output buffers. In a switch with a speedup of $S$, up to $S$ packets can be removed from any input and up to $S$ packets can be added to each output. This is done in (up to) $S$ cycles, where in each cycle at most one packet is removed from each input and at most one packet is added to each output. Thus, during the scheduling phase we compute (up to) $S$ matchings between input and outputs. We denote the $s$ th scheduling cycle $(1 \leqslant s \leqslant S)$ at time step $t$ by $t_{s} .{ }^{2}$

Suppose that the switch is managed by a policy $A$. We introduce the following notation. For any time $\tau$ ( $\tau$ may be a time step $t$, or a phase $t_{A}$ or $t_{T}$ or a scheduling cycle $t_{s}$ ), we denote by $L_{i, j}^{A}(\tau)$ the length of $V O Q_{i, j}$, by $O_{j}^{A}(\tau)$ the length of $O Q_{j}$ and by $L^{A}(p, \tau)$ the position of packet $p$ in the queue in which it resides, just before time $\tau$. By $X_{i, j}^{A}\left(t_{s}\right)$ we denote the variable indicating whether a packet has been scheduled from input $i$ to output $j$ in scheduling cycle $t_{s}$ (i.e., $X_{i, j}^{A}\left(t_{s}\right)=1$ if some packet has been scheduled from input $i$ to output $j$ and $X_{i, j}^{A}\left(t_{s}\right)=0$ otherwise).

The state of the switch just before a scheduling cycle begins is described by an $N \times N$ bipartite multi-graph. The set of nodes $V_{N_{I}, N_{O}}$ represents the input and the output ports and each packet $p$ in $V O Q_{i, j}$ induces an edge $(i, j)$ whose weight equals the value of $p$, $V(p)$. We denote by $E^{A}\left(t_{s}\right)$ the set of packets in the input buffer of $A$ at the very beginning of scheduling cycle $t_{s}$. We also denote by $G^{A}\left(t_{s}\right)=\left(V_{N_{I}, N_{O}}, E^{A}\left(t_{s}\right)\right)$ the corresponding bipartite graph.

We usually assume that FIFO order is maintained, i.e., packets must leave a virtual output buffer, or an output buffer, in the order of their arrivals. So, only the first packet (in the FIFO order) from each queue can participate in the matching. We also consider for our constructions some switch policies in a relaxed, non-FIFO, model in which packets may leave a buffer not necessarily according to FIFO order. However, these policies will be used only as a tool for the analysis and as building blocks for actual policies.

The switch policy is composed of two main components, namely, a buffer management policy and a scheduling policy.

[^1]
## Buffer management policy

The buffer management policy controls the admission of packets into the buffers. More specifically, when a packet arrives to a buffer, the buffer management policy decides whether to accept or drop it. An accepted packet can be later preempted if the preemption is allowed. Separate buffer management policies may control different buffers. However, in all our constructions we use the same policy for all input buffer and the same policy for all output buffers.

## Scheduling policy

The scheduling policy at every scheduling cycle first decides which packets are eligible for being transferred from the inputs to the outputs. Then it specifies which of those packets are actually transferred. This is done by computing a matching in a bipartite graph between the inputs and the outputs. Then the packets are transferred according to this matching. A scheduling policy may compute a constrained matching where no packet is destined to an output if its buffer is full. This mechanism is called "back pressure".

When a policy in the relaxed, non-FIFO, model is defined, one has also to specify how packets are sent from the output buffers. This is done by specifying the transmission policy. For policies in the FIFO model such specification is not needed (since packets are always sent out of the output buffers in FIFO order).

## Competitive analysis

The aim of a switch policy is that of maximizing the total value of the packets sent from the output buffers. Let $\sigma$ be a sequence of packets arriving at the inputs of the switch. Let $V^{A}(\sigma)$ and $V^{O P T}(\sigma)$ be the total value of packets transmitted out of the sequence $\sigma$, by an online switch policy $A$ and an optimal offline policy $O P T$, respectively. The competitive ratio of $A$ is defined as follows.

Definition 1. An online switch policy $A$ is said to be $c$-competitive if for every input sequence of packets $\sigma, V^{O P T}(\sigma) \leqslant c \cdot V^{A}(\sigma)+a$, where $a$ is a constant independent of $\sigma$.

The competitive ratio of a buffer management policy for a single FIFO buffer is defined in a similar way.

## 3. Switch policies

In this section we describe the switch policies that we consider in this paper. First we define a simple tail-drop buffer management policy.

Tail Drop Buffer Management Policy (TD). Accept the arriving packet $p$ if there is free space in the buffer. Drop $p$ in case the buffer is full.

Next we present a natural preemptive greedy buffer management policy.
Greedy Buffer Management Policy (GRD). Accept the arriving packet $p$ if there is free space in the buffer. Drop $p$ if the buffer is full and $V(p)$ is less than the minimal value among the packets currently in the buffer. Otherwise, drop from the buffer the packet with the minimal value and accept $p$.

Now we describe a greedy switch policy for unit value packets.

## Greedy Unit Switch Policy (GU).

Input/Output Buffer Management: Apply the TD policy.
Scheduling: The set of eligible packets is defined with respect to the FIFO order, with the restriction that no packet is destined to an output if its buffer is full (i.e., back pressure is enforced). Compute a maximum size matching.

Now we turn to the case of variable value packets. Following [5], we define a switch policy that is based on a simulation of another switch policy that may break the FIFO order, i.e., in this simulation packets from a queue may be sent in an arbitrary order. The scheduling decisions of the simulated policy will be used to determine the actual scheduling of our switch policy, which will extract (possibly different) packets from the same input queues at the same scheduling cycles, but in the FIFO order. First we define a greedy switch policy in the relaxed non-FIFO model.

## Greedy Variable Relaxed Switch Policy (GVR).

Input/Output Buffer Management: Apply the GRD policy.
Scheduling: The set of eligible packets includes one packet from each $V O Q_{i, j}$. The eligible packet from a queue $V O Q_{i, j}$ is a packet with the maximal value among the packets in $V O Q_{i, j}$. Compute a maximum weight matching.
Transmission: Send the packet at the head of each output queue (i.e., in FIFO order).
Next we define a greedy switch policy in the FIFO model that uses the schedule of the $G V R$ policy, and an arbitrary buffer management policy $P$ for the input buffers.

Greedy Variable FIFO Switch Policy (GVF ${ }^{\boldsymbol{P}}$ ).
Input Buffer Management: Apply the policy $P$.
Output Buffer Management: Apply the GRD policy. Scheduling: Simulate the GVR switch policy and follow its schedule.

Similarly, we define another switch policy in the non-FIFO model, to be later used in the construction of a switch policy in the FIFO model. This policy partitions the resources of the switch (buffer space and internal and output bandwidth) equally between different classes of packets. We divide the packets into classes according to their values. If $k \leqslant$ $2\lceil\log \alpha\rceil$, we divide the packets into $k$ classes so that each class contains packets with the same value. Otherwise we define $\lceil\log \alpha\rceil$ classes where the packets in class $1 \leqslant i \leqslant\lceil\log \alpha\rceil$
have values in the range $\left[2^{i-1}, 2^{i}\right.$ ). Let $M$ be the number of classes, that is $M=k$ if $k \leqslant 2\lceil\log \alpha\rceil$ and $M=\lceil\log \alpha\rceil$ otherwise.

## Partition Variable Relaxed Switch Policy (PVR).

Input/Output Buffer Management: For a buffer of size $B$, allocate $B / M$ buffer space for each class (i.e., simulate a complete partition policy of every buffer). Apply the TD policy within each class using the space allocated for that class. Namely, a packet of class $i$ is accepted iff the number of packets of this class in the buffer does not exceed $B / M$.
Scheduling (scheduling cycle $t_{s}$ ): We define $j=((t-1) \cdot S+s) \% M+1$ to be the current packet class in a Round-Robin order. The set of eligible packets is the set of packets in class $j$, with the restriction that no packet is destined to an output if its buffer is full (i.e., back pressure is enforced). A buffer is considered full if all the space allocated to the relevant class is occupied. Compute a maximum size matching.
Transmission (time step $t$ ): We define $j=(t-1) \% M+1$ to be the current packet class in a Round-Robin order. Send the packet of the $j$ th class closest to the head of the buffer (i.e., we transmit packets out of each output buffer in a Round-Robin order between the classes).

The corresponding partition switch policy in the FIFO model is as follows.

## Partition Variable FIFO Switch Policy ( $P^{\prime} F^{P}$ ).

Input Buffer Management: Apply the policy $P$.
Output Buffer Management: Apply the TD policy.
Scheduling: Simulate the $P V R$ switch policy and follow its schedule.

## 4. Analysis of the switch policies

In this section we analyze the performance of our switch policies.

### 4.1. Unit value packets

In this section we consider the case of packets with unit values. We show that the $G U$ policy is 3 -competitive for any speedup and 2 -competitive for a speedup of 1 . We note that a result in [5] implies that no online deterministic switch policy can have a competitive ratio better that $2-1 / N$.

In what follows we assume a given input packet sequence $\sigma$. To analyze the throughput of the $G U$ policy we introduce some helpful definitions. The next definition concerns packets that $O P T$ may deliver during a time step while $G U$ does not (recall that the value of each packet is exactly 1 ).

Definition 2. For a given switch policy $A$, a packet sent by $O P T$ from output $j$ at time $t$ is said to be extra if $V\left(P_{j}^{O P T}(t)\right)=1$ and $V\left(P_{j}^{A}(t)\right)=0$.

In the following definition we consider the difference between the queue length of an online policy $A$ and $O P T$, which will be later related to extra packets.

Definition 3. For a switch policy $A$ and a scheduling cycle $t_{s}$, we denote $\max \left(L_{i, j}^{O P T}\left(t_{s}\right)-\right.$ $\left.L_{i, j}^{A}\left(t_{s}\right), 0\right)$ by $D L_{i, j}^{A, O P T}\left(t_{s}\right)$ and $\max \left(O_{j}^{O P T}\left(t_{s}\right)-O_{j}^{A}\left(t_{s}\right), 0\right)$ by $D O_{j}^{A, O P T}\left(t_{s}\right)$.

We will map each extra packet of $O P T$ to a packet sent by $G U$, in a such way that each $G U$ packet is mapped to at most twice. First we need some auxiliary claims.

Observation 1. Consider an extra packet $p$, and let $t_{s}$ be the scheduling cycle in which $p$ was transferred by $O P T$ to its output buffer. Then, at the beginning of scheduling cycle $t_{s+1}, p$ 's position in the output queue of $O P T$ is larger than the length of the corresponding output queue maintained by $G U$.

The observation follows from the fact that all extra packets sent by $O P T$ should eventually appear in an output queue of $O P T$ when the corresponding $G U$ queue is empty, and from the fact that both $O P T$ and $G U$ send packets from output buffers greedily.

Definition 4. We call a packet $p$ scheduled during scheduling cycle $t_{s}$ to $O Q_{j}$ of $O P T$ a potentially extra packet, if $L^{O P T}\left(p, t_{s+1}\right)>O_{j}^{G U}\left(t_{s+1}\right)$.

The following claim bounds from above the number of new potentially extra packets that can be created in $O P T$ during a scheduling cycle.

Claim 1. The number of new potentially extra packets created during scheduling cycle $t_{s}$, that is

$$
\sum_{j=1}^{N} D O_{j}^{G U, O P T}\left(t_{s+1}\right)-\sum_{j=1}^{N} D O_{j}^{G U, O P T}\left(t_{s}\right),
$$

is bounded from above by the size of a maximum matching in the graph $G^{\prime}=\left(V_{N_{I}, N_{O}}\right.$, $\left.E^{O P T}\left(t_{s}\right) \backslash E^{G U}\left(t_{s}\right)\right)$ plus the size of a maximum constrained matching in the graph $G^{G U}\left(t_{s}\right)$.

Proof. Obviously, the number of packets from $G^{\prime}$ scheduled by $O P T$ during scheduling cycle $t_{s}$ is bounded by the size of a maximum matching in $G^{\prime}$. It remains to consider the packets that $O P T$ schedules from $G^{\prime \prime}=\left(V_{N_{I}, N_{O}}, E^{O P T}\left(t_{s}\right) \cap E^{G U}\left(t_{s}\right)\right)$. Assume that $O P T$ and $G U$ schedule matchings $M$ in $G^{\prime \prime}$ and $M C$ in $G^{G U}\left(t_{s}\right)$, respectively. If $|M| \leqslant|M C|$, we are done. So suppose that $|M|>|M C|$. It must be the case that $M$ contains at least $|M|-|M C|$ packets destined to the outputs which have full buffers in $G U$. Otherwise, there exists another constrained matching $M C^{\prime}$ obtained from $M$ by removing the packets destined to the full outputs in $G U$ such that $\left|M C^{\prime}\right|>|M C|$, which contradicts to maximality of $M C$. Obviously, $O P T$ cannot produce new potentially extra packets in the output buffers that are currently full in $G U$. Therefore, the number of new potentially extra packets from $G^{\prime \prime}$ is bounded by the size of a maximum constrained matching in $G^{G U}\left(t_{s}\right)$.

The next claim takes care of the situation in which the difference between the length of an input queue of OPT and the corresponding queue of $G U$ grows.

Claim 2. For a given scheduling cycle $t_{s}$, the increase in the difference between the length of an input queue of OPT and the length of the corresponding input queue of $G U$, that is $D L_{i, j}^{G U}, O P T\left(t_{s+1}\right)-D L_{i, j}^{G U, O P T}\left(t_{s}\right)$, is bounded by $X_{i, j}^{G U}\left(t_{s}\right)-X_{i, j}^{O P T}\left(t_{s}\right)$.

Proof. If $s \neq S$ (i.e., the considered cycle is not the last cycle of a time step) then between scheduling cycle $t_{s}$ and scheduling cycle $t_{s+1}$ there is no arrival phase and trivially $D L_{i, j}^{G U, O P T}\left(t_{s+1}\right)-D L_{i, j}^{G U, O P T}\left(t_{s}\right)$ is a binary indicator of whether $G U$ scheduled some packet at this scheduling cycle while $O P T$ did not schedule any. Otherwise, if $s=S$, then between scheduling cycle $t_{s}$ and scheduling cycle $t_{s+1}$ a packet $p$ may arrive to $V O Q_{i, j}$. Note that $G U$ admits $p$ unless its buffer is full while OPT may or may not accept it. But this may only decrease the difference.

The following mapping routine guarantees that all potentially extra packets are mapped to packets sent by $G U$ (this will be proved in what follows). The routine is executed at each scheduling cycle, and adds some mappings according to the actions of $G U$ and $O P T$. Note that once a packet of $O P T$ is mapped to some packet of $G U$, this mapping is never changed.

## Mapping Routine (scheduling cycle $\boldsymbol{t}_{\boldsymbol{s}}$ ).

Step 1. For each output $j$, and each input $i$, if $L_{i, j}^{O P T}\left(t_{s+1}\right)>L_{i, j}^{G U}\left(t_{s+1}\right), D L_{i, j}^{G U, O P T}\left(t_{s+1}\right)>$ $D L_{i, j}^{G U, O P T}\left(t_{s}\right)$ then map the last packet that is still unmapped in $V O Q_{i, j}$ of $O P T$ to the packet scheduled by $G U$ from input $i$ to output $j$ during scheduling cycle $t_{s}$.

Step 2. For each unmapped packet $p$ scheduled by $O P T$ to output $j$ during scheduling cycle $t_{s}$ such that $L^{O P T}\left(p, t_{s+1}\right)>O_{j}^{G U}\left(t_{s+1}\right)$, map $p$ to a packet scheduled during scheduling cycle $t_{s}$ by $G U$ that is mapped to at most once.

Note that each $G U$ packet is mapped to at most twice (once at Step 1 and once at Step 2).
Lemma 1. The mapping routine is feasible. Each packet of OPT that becomes a potentially extra packet is immediately mapped.

Proof. The proof is by induction on the scheduling cycle. The basis is trivial. Suppose that the mapping is feasible till scheduling cycle $t_{s-1}$ and let us show that it is also feasible at scheduling cycle $t_{s}$. By Claim 2, there exists a sufficient number of packets scheduled by $G U$ to be mapped to at Step 1 and each such packet can therefore be used exactly once. Each such packet has not been previously used by the mapping routine since it was not yet scheduled. We now consider Step 2. According to Claim 1, the number of new potentially extra packets is bounded by the size of a maximum matching in the graph $G^{\prime}=\left(V_{N_{I}, N_{O}}, E^{O P T}\left(t_{s}\right) \backslash E^{G U}\left(t_{s}\right)\right)$ plus the size of a maximum constrained matching in the graph $G^{G U}\left(t_{s}\right)$. However, all packets from $G^{\prime}$ are already mapped by Step 1 at scheduling cycle $t_{s}$ or beforehand. Thus, the number of new potentially extra packets that are still to be mapped is bounded by the number of packets scheduled by $G U$ during $t_{s}$. Hence, Step 2 is feasible as well, which proves the lemma.

Now we are ready to show that $G U$ has the competitive ratio of 3 .
Theorem 1. The competitive ratio of $G U$ is at most 3 for any speedup.
Proof. Clearly, the number of packets sent by $O P T$ is bounded by the number of packets sent by $G U$ plus the number of extra packets. By Observation 1, every extra packet must first be a potentially extra packet. Lemma 1 implies that all potentially extra packets are mapped by the mapping routine to $G U$ packets and no $G U$ packet is mapped to more than twice. Therefore, $V^{O P T}(\sigma) \leqslant 3 V^{G U}(\sigma)$, for any input sequence $\sigma$.

We also show that $G U$ achieves the competitive ratio of 2 for the special case of $S=1$.
Theorem 2. The competitive ratio of $G U$ is at most 2 for a speedup $S=1$.
Proof. We use a variant of the mapping routine, in which in Step 2 every unmapped packet scheduled by $O P T$ is mapped (i.e., we drop the condition that only packets satisfying $L^{O P T}\left(p, t_{s+1}\right)>O_{j}^{G U}\left(t_{s+1}\right)$ are mapped $)$.

First, observe that the mapping routine remains feasible (for $S=1$ ). To see that note that any $O P T$ packet that has to be mapped in Step 2 (i.e., it is not already mapped), is in a buffer $V O Q_{i, j}$ such that $L_{i, j}^{G U}\left(t_{s}\right)>0$. For $S=1, G U$ schedules a maximum size matching on its non-empty buffers (no back pressure is used since in fact there are no output buffers). Therefore, the number of packets that have to be mapped in Step 2 at scheduling cycle $t_{s}$ is at most the number of packets scheduled by $G U$ during $t_{s}$.

Furthermore, observe that the modified mapping routine maps every packet scheduled by OPT out of the input buffers. The theorem follows since the mapping routine maps at most two $O P T$ packets to every packet scheduled by $G U$, and $G U$ transmits out of the switch every packet scheduled out of the input buffers.

Most of the scheduling policies in commercial switches are based on maximal matching, which can be easily computed in a distributed fashion, as opposed to maximum matching. If $G U$ uses maximal matching rather than maximum matching, its competitive ratio is increased by 1 , compared to the original policy. To see that we can use a mapping routine in which in Step 2 every $G U$ packet is used for the mapping of at most two OPT packets (rather than just one $O P T$ packet as in the original routine). Observe that the modified mapping routine remains feasible. The feasibility of Step 1 does not depend on the particular scheduling policy used. The feasibility of Step 2 follows from the arguments for the original $G U$ policy and from the fact that the size of a maximal matching is at least half the size of a maximum matching. We therefore have that $G U$ with maximal matching is 4 -competitive in the general case and 3-competitive in the case of $S=1$.

### 4.2. Variable value packets

In this section we consider the case of packets with variable values. We study two policies that may use an arbitrary local buffer management policy $P$ for the input buffers (it may be preemptive or non-preemptive). Let the competitive ratio of $P$ for a single buffer
be $C_{P}$ and let $M^{\prime}=\min (k, 2\lceil\log \alpha\rceil)$. We show that the $G V F^{P}$ policy is $\left(2 \cdot S \cdot C_{P}\right)$ competitive and that the $P V F^{P}$ policy is $\left(4 \cdot M^{\prime} \cdot C_{P}\right)$-competitive. This implies that $G V F^{G R D}$ and $P V F^{G R D}$ are $4 S$-competitive and $8 M^{\prime}$-competitive, respectively, since $G R D$ is 2-competitive [15].

### 4.2.1. Simulation technique

We extend the technique of [5]. Specifically, we show that by combining a schedule of a $C_{R}$-competitive switch policy (which does not drop packets at the outputs) that runs in the relaxed non-FIFO model, together with any $C_{P}$-competitive local (input) buffer management policy, we obtain a new switch policy that achieves a competitive ratio of $C_{R} \cdot C_{P}$ in the FIFO model. First we need some lemmas. The following lemma shows that for any given finite input sequence, the value of an optimal solution in the FIFO model equals that of an optimal solution in the relaxed non-FIFO model.

Lemma 2. For any finite input sequence $\sigma$, the value of OPT in the non-FIFO model equals the value of OPT in the FIFO model.

Proof. We argue that any feasible schedule in the non-FIFO model can be transformed to a schedule in the FIFO model, in which the same set of packets is sent. First, without loss of generality, assume that $O P T$ in the non-FIFO model never preempts packets at the inputs or drops packets at the outputs. If this is not the case, one can admit to the input buffers only packets that are eventually sent from the output buffers without affecting the value of the solution. Second, we transform the schedule by swapping the order in which packets are sent so that FIFO order is maintained. Such a transformation is always feasible since no packet is scheduled before its arrival time. The value of the resulting solution does not change since the number of packets in any buffer at any given time does not change. Hence, no packet is dropped at the buffers or the output buffers. The lemma follows.

Clearly, a similar claim holds when we consider a single buffer rather than a switch with input and output buffers.

In the next lemma we consider the total value of packets scheduled out of input buffers by a switch policy operating in the FIFO model, which uses an arbitrary buffer management policy $P$, and whose schedule is defined by another (simulated) switch policy which operates in the non-FIFO model. We compare the total value of packets scheduled out of input buffers by this policy to the total value of packets scheduled out of input buffers by the optimal policy (i.e., we consider the competitive ratio of this policy, with respect to the measure of packets scheduled out of the input buffers, rather than packets sent out of the switch). The ratio we show is a function of the competitive ratio of the simulated policy, and the competitive ratio of its input buffer management policy for a single buffer, $P$. A similar claim is implicitly proved in [5]. For an input sequence $\sigma$ and a schedule $H$, we denote the total value of packets scheduled out of input buffers by a policy $A$ in model $M$ (FIFO or non-FIFO) by $V_{M}^{A}(\sigma, H)$. We also denote the total value of packets scheduled out of $V O Q_{i, j}$ by $A$ in model $M$ by $V_{M}^{A}\left(V O Q_{i, j}, \sigma, H\right)$.

Lemma 3. Fix an input sequence $\sigma$. Consider a switch policy $A_{R}$, running in the nonFIFO model, in which every packet scheduled out of an input buffer is eventually sent out of the switch. Consider now a switch policy A running in the FIFO model, that uses the schedule $H$ of $A_{R}$ on $\sigma$, and a buffer management policy $P$ for the input buffers. Then, the total value of packets scheduled out of the input buffers by $A$ is at least $V_{F I F O}^{A}(\sigma, H) \geqslant$ $V_{F I F O}^{O P T}(\sigma) /\left(C_{R} \cdot C_{P}\right)$, where $C_{R}$ is the competitive ratio of $A_{R}$, and $C_{P}$ is the competitive ratio of $P$.

Proof. Fix a schedule $H$ of $A_{R}$ on input sequence $\sigma$. In a nutshell, $H$ defines the time steps at which the various input queues are allowed to transmit. Since $P$ is $C_{P}$-competitive in the FIFO model,

$$
V_{F I F O}^{A}\left(V O Q_{i, j}, \sigma, H\right) \geqslant V_{F I F O}^{O P T}\left(V O Q_{i, j}, \sigma, H\right) / C_{P}
$$

By arguments similar to those in the proof of Lemma 2, applied to a single buffer, we get:

$$
V_{n o n-F I F O}^{A_{R}}\left(V O Q_{i, j}, \sigma, H\right) \leqslant V_{n o n-F I F O}^{O P T}\left(V O Q_{i, j}, \sigma, H\right)=V_{F I F O}^{O P T}\left(V O Q_{i, j}, \sigma, H\right)
$$

Hence we obtain:

$$
V_{F I F O}^{A}\left(V O Q_{i, j}, \sigma, H\right) \geqslant V_{n o n-F I F O}^{A_{R}}\left(V O Q_{i, j}, \sigma, H\right) / C_{P}
$$

Notice that the value of $A$ equals the total value sent out of the input buffers since no packet is dropped at the outputs. Therefore, we obtain:

$$
\begin{aligned}
V_{F I F O}^{A}(\sigma, H) & =\sum_{i=1}^{N} \sum_{j=1}^{N} V_{F I F O}^{A}\left(V O Q_{i, j}, \sigma, H\right) \\
& \geqslant \sum_{i=1}^{N} \sum_{j=1}^{N} V_{n o n-F I F O}^{A_{R}}\left(V O Q_{i, j}, \sigma, H\right) / C_{P} \\
& =V_{n o n-F I F O}^{A_{R}}(\sigma) / C_{P} \geqslant V_{\text {non-FIFO }}^{O P T}(\sigma) /\left(C_{R} \cdot C_{P}\right)=V_{F I F O}^{O P T}(\sigma) /\left(C_{R} \cdot C_{P}\right),
\end{aligned}
$$

where we use the fact that $A_{R}$ is $C_{R}$-competitive and the last equality follows by Lemma 2.

### 4.2.2. Analysis of the $G V F^{P}$ policy

First we demonstrate that $G V R$ is 2-competitive for $S=1$ in the non-FIFO model. We emphasize that the $G V R$ policy is used only as a simulation tool to determine the scheduling decisions of the $G V F^{P}$ policy.

We follow the line of the proof in [5]. Let us denote by $R_{i, j, k}(\tau)$ the packet with the $k$ th largest value in $V O Q_{i, j}$ just before an arbitrary time $\tau$ ( $\tau$ may be a time step $t$, or a phase $t_{A}$ or $t_{T}$ or a scheduling cycle $\left.t_{S}\right)$. For $k>L_{i, j}(\tau)$, let $R_{i, j, k}(\tau)=0$. We define the potential of the system just before time $\tau$ to be the sum of all positive pairwise differences between the sorted values in all input queues of $O P T$ and $G V R$ just before time $\tau$. That is,

$$
\Phi(\tau)=\sum_{i=1}^{N} \sum_{j=1}^{N} \sum_{k=1}^{B I_{i, j}} \max \left(\left(R_{i, j, k}^{O P T}(\tau)-R_{i, j, k}^{G V R}(\tau)\right), 0\right)
$$

Notice that $\Phi(\tau) \geqslant 0$ for any time $\tau$.
The next claim follows immediately from the proof of Claim 1 in [5].
Claim 3. [5] Under the GRD buffer management policy, the potential does not increase during the arrival phase.

Let us denote by $W^{A}(\sigma, t)$ the total value of packets that a switch policy $A$ schedules out of the input buffers by the end of time step $t$ on input sequence $\sigma$. We give the following lemma.

Lemma 4. For any speedup $S$, for any sequence of packets $\sigma$ and for any time step $t$, $W^{O P T}(\sigma, t)+\Phi(t+1) \leqslant 2 W^{G V R}(\sigma, t)$.

Proof. The proof is by induction on the time step. We assume that initially all buffers of both $G V R$ and $O P T$ are empty. Therefore we have that $\Phi(1)=0$, and that the lemma trivially holds at time $t=0$. Now assume that the lemma holds for time step $t$ and let us show that it also holds for time step $t+1$.

We consider the transmission phase, the packet arrival phase and the scheduling phase separately. For a given phase, let us denote by $\Delta W^{G V R}$ the total value of packets scheduled by $G V R$ during this phase, by $\Delta W^{O P T}$ the total value of packets scheduled by $O P T$ during this phase and by $\Delta \Phi$ the increase in $\Phi$ during this phase.
Transmission phase. Notice that for the transmission phase we have $\Delta W^{G V R}=$ $\Delta W^{O P T}=0$, and that $\Phi$ does not change. We therefore have for the transmission phase $\Delta W^{O P T}+\Delta \Phi \leqslant \Delta W^{G V R}$.
Arrival phase. Next we deal with the packet arrival phase. Clearly, $\Delta W^{G V R}=$ $\Delta W^{O P T}=0$. By Claim 3, $\Delta \Phi \leqslant 0$. Therefore, we have that $\Delta W^{O P T}+\Delta \Phi \leqslant \Delta W^{G V R}$ for the arrival phase.

Scheduling phase. Last, we concentrate on the scheduling phase. We consider the scheduling cycles of the phase in sequence. For a given cycle $s$, denote by $\Delta W_{s}^{G V R}$ the total value of packets scheduled by $G V R$ during the cycle, by $\Delta W_{s}^{O P T}$ the total value of packets scheduled by $O P T$ during the cycle and by $\Delta \Phi_{s}$ the increase in $\Phi$ during the cycle. The increase in the potential during the scheduling cycle of $G V R$ is as follows.

$$
\begin{aligned}
\Delta_{1} \Phi= & \sum_{i=1}^{N} \sum_{j=1}^{N} \sum_{k=1}^{B I_{i, j}} X_{i, j}^{G V R}\left(t_{s}\right) \max \left(\left(R_{i, j, k}^{O P T}\left(t_{s}\right)-R_{i, j, k+1}^{G V R}\left(t_{s}\right)\right), 0\right) \\
& -\sum_{i=1}^{N} \sum_{j=1}^{N} \sum_{k=1}^{B I_{i, j}} X_{i, j}^{G V R}\left(t_{s}\right) \max \left(\left(R_{i, j, k}^{O P T}\left(t_{s}\right)-R_{i, j, k}^{G V R}\left(t_{s}\right)\right), 0\right) \\
\leqslant & \sum_{i=1}^{N} \sum_{j=1}^{N} \sum_{k=1}^{B I_{i, j}} X_{i, j}^{G V R}\left(t_{s}\right) \\
& \times\left(\max \left(\left(R_{i, j, k}^{O P T}\left(t_{s}\right)-R_{i, j, k}^{G V R}\left(t_{s}\right)\right), 0\right)+\left(R_{i, j, k}^{G V R}\left(t_{s}\right)-R_{i, j, k+1}^{G V R}\left(t_{s}\right)\right)\right)
\end{aligned}
$$

$$
\begin{aligned}
& -\sum_{i=1}^{N} \sum_{j=1}^{N} \sum_{k=1}^{B I_{i, j}} X_{i, j}^{G V R}\left(t_{s}\right) \max \left(\left(R_{i, j, k}^{O P T}\left(t_{s}\right)-R_{i, j, k}^{G V R}\left(t_{s}\right)\right), 0\right) \\
= & \sum_{i=1}^{N} \sum_{j=1}^{N} \sum_{k=1}^{B I_{i, j}} X_{i, j}^{G V R}\left(t_{s}\right)\left(R_{i, j, k}^{G V R}\left(t_{s}\right)-R_{i, j, k+1}^{G V R}\left(t_{s}\right)\right) \\
= & \sum_{i=1}^{N} \sum_{j=1}^{N} \sum_{k=1}^{B I_{i, j}} X_{i, j}^{G V R} R_{i, j, 1}\left(t_{s}\right)=\Delta W_{s}^{G V R}
\end{aligned}
$$

Now we consider the scheduling cycle of $O P T$. Suppose that $O P T$ schedules the $r_{i, j}$ th largest packet from $V O Q_{i, j}$, if any. Otherwise (if $O P T$ does not schedule a packet from $V O Q_{i, j}$ ), let $r_{i, j}=B I_{i, j}+1$. We have that the increase in the potential during the scheduling cycle of $O P T$ is as follows.

$$
\begin{aligned}
\Delta_{2} \Phi= & \sum_{i=1}^{N} \sum_{j=1}^{N} \sum_{k=r_{i, j}}^{B I_{i, j}} X_{i, j}^{O P T}\left(t_{s}\right) \max \left(\left(R_{i, j, k+1}^{O P T}\left(t_{s}\right)-R_{i, j, k}^{G V R}\left(t_{s}\right)\right), 0\right) \\
& -\sum_{i=1}^{N} \sum_{j=1}^{N} \sum_{k=r_{i, j}}^{B I_{i, j}} X_{i, j}^{O P T}\left(t_{s}\right) \max \left(\left(R_{i, j, k}^{O P T}\left(t_{s}\right)-R_{i, j, k}^{G V R}\left(t_{s}\right)\right), 0\right) \\
\leqslant & \sum_{i=1}^{N} \sum_{j=1}^{N} \sum_{k=r_{i, j}+1}^{B I_{i, j}} X_{i, j}^{O P T}\left(t_{s}\right) \max \left(\left(R_{i, j, k}^{O P T}\left(t_{s}\right)-R_{i, j, k}^{G V R}\left(t_{s}\right)\right), 0\right) \\
& -\left(\sum_{i=1}^{N} \sum_{j=1}^{N} \sum_{k=r_{i, j}+1}^{B I_{i, j}} X_{i, j}^{O P T}\left(t_{s}\right) \max \left(\left(R_{i, j, k}^{O P T}\left(t_{s}\right)-R_{i, j, k}^{G V R}\left(t_{s}\right)\right), 0\right)\right. \\
& \left.+\sum_{i=1}^{N} \sum_{j=1}^{N} X_{i, j}^{O P T}\left(t_{s}\right) \max \left(\left(R_{i, j, r_{i, j}}^{O P T}\left(t_{s}\right)-R_{i, j, r_{i, j}}^{G V R}\left(t_{s}\right)\right), 0\right)\right) \\
\leqslant & \sum_{i=1}^{N} \sum_{j=1}^{N} X_{i, j}^{O P T}\left(t_{s}\right)\left(R_{i, j, r_{i, j}}^{G V R}\left(t_{s}\right)-R_{i, j, r_{i, j}}^{O P T}\left(t_{s}\right)\right) \\
\leqslant & \sum_{i=1}^{N} \sum_{j=1}^{N} X_{i, j}^{G V R}\left(t_{s}\right) R_{i, j, 1}^{G V R}\left(t_{s}\right)-\Delta W_{s}^{O P T} \\
= & \Delta W_{s}^{G V R}-\Delta W_{s}^{O P T} .
\end{aligned}
$$

The last inequality follows from the fact that $G V R$ computes a maximum weight matching that in particular has weight greater than or equal to the weight of the matching scheduled by $O P T$ with respect to the $G V R$ packets. Putting it altogether, we obtain that for scheduling cycle $s$

$$
\Delta W_{s}^{O P T}+\Delta \Phi_{s}=\Delta W^{O P T}+\Delta_{1} \Phi+\Delta_{2} \Phi
$$

$$
\begin{aligned}
& \leqslant \Delta W_{s}^{O P T}+\Delta W_{s}^{G V R}+\Delta W_{s}^{G V R}-\Delta W_{s}^{O P T} \\
& =2 \Delta W_{s}^{G V R} .
\end{aligned}
$$

Summing over all the scheduling cycles we have for the scheduling phase that

$$
\Delta W^{O P T}+\Delta \Phi \leqslant 2 \Delta W^{G V R} .
$$

The lemma now follows from the inductive hypothesis and the three inequalities for the three phases.

Using the above lemma, we can prove the following theorem.
Theorem 3. The competitive ratio of GVR is at most 2 for a speedup $S=1$.
Proof. Suppose that $O P T$ schedules the last packet in $\sigma$ out of an input buffer at time step $t^{*}$. Since $\Phi$ is non-negative at any time we have that by Lemma 4, $W^{O P T}\left(\sigma, t^{*}\right) \leqslant$ $2 W^{G V R}\left(\sigma, t^{*}\right)$. Note that for a speedup $S=1$, any packet scheduled by $G V R$ to an output buffer at time step $t$ is transmitted at time step $t+1$. Therefore, all packets scheduled by $G V R$ to output buffers are also transmitted out of the switch. The theorem follows since OPT transmits out of the switch at most the total value of packets scheduled out of the input buffers.

Now we can derive the competitive ratio of the $G V F^{P}$ policy. For the case of a speedup $S=1$, for which $G V R$ does not drop packets at the outputs, the competitive ratio follows directly from Lemma 3 and Theorem 3.

Theorem 4. The competitive ratio of the $G V F^{P}$ policy is at most $2 C_{P}$ for a speedup $S=1$.
Next we consider the case of $S>1$.
Theorem 5. The competitive ratio of the $G V F^{P}$ policy is at most $2 S C_{P}$ for any speedup.
Proof. Intuitively, the theorem follows since for a speedup of $S>1, G V F^{P}$ loses at the output buffers at most a factor of $S$ with respect to the value of packets scheduled out of the input buffers.

To give a formal proof of the theorem, we proceed as follows. We first consider the $G V R$ policy in a setting where the output buffers are not limited in space. That is, any packet scheduled out of the input buffers is added to an output buffer and is eventually sent out of the switch. There is no shortage of buffer space at the outputs. In this setting, we have that the $G V R$ policy is 2-competitive for any speedup $S$ by arguments similar to those used in the proof of Theorem 3. Considering still this setting we therefore have that $G V F^{P}$ is $2 C_{P}$ competitive for any speedup using Lemma 3 (as for the case of $S=1$ ).

We now compare the total value of packets sent by $G V F^{P}$ in the above setting to the total value of packets sent by $G V F^{P}$ in the ("regular") setting of output buffers of limited space. We argue that we loose at most a factor of $S$ with respect to the setting of output buffers of unlimited space. To see this we note that each output buffer is managed separately by
$G R D$. Denote by $x$ the total value of packets accepted by GRD into an output buffer and by $y$ the total value of packets preempted by $G R D$ from the output buffer. Then, the total value of packets sent out of an output buffer equals $x-y$. Now observe that for each time step one packet is first sent out of the output buffer (unless it is empty) and then at most $S$ packets arrive. Therefore, before the $S$ packets arrive there is at least one free slot in the buffer. It follows that for each time step, the increase in $x-y$ is at least an $1 / S$ fraction of the total value of the packets that arrive to the output buffer. This concludes the proof of the theorem.

### 4.2.3. Analysis of the $P V F^{P}$ policy

Next we demonstrate that $P V F^{P}$ achieves a competitive ratio of $4 M^{\prime} C_{P}$ for any speedup (recall that $M^{\prime}=\min (k, 2\lceil\log \alpha\rceil)$ ). First we demonstrate that the simulated $P V R$ policy is $4 M^{\prime}$-competitive. For a given input sequence $\sigma$, and any class $l$, we will compare the total value of packets of the $l$ th class sent by $P V R$, denoted $V_{l}^{P V R}(\sigma)$, to the total value of packets of the same class sent by $O P T$, denoted $V_{l}^{O P T}(\sigma)$, and show that $V_{l}^{P V R}(\sigma) \geqslant$ $V_{l}^{O P T}(\sigma) /\left(4 M^{\prime}\right)$.

In what follows we assume a given input sequence $\sigma$ and restrict our attention to packets from the $l$ th class. Recall that $P V R$ operates in the non-FIFO model and divides the buffer space and the bandwidth equally between the different classes. Roughly speaking, each class is allocated $1 / M$ fraction of the input buffer space, switch fabric bandwidth, output buffer space and the output bandwidth. We will map each packet from the $l$ th class sent by $O P T$ to a packet sent by $P V R$, in such a way that each $P V R$ packet is mapped to at most $4 M$ times.

Let $V O Q_{i, j}^{P V R}(l)$ and $O Q_{j}^{P V R}(l)$ be the space of $V O Q_{i, j}$ and $O Q_{j}$, respectively, allocated by $P V R$ to packets from the $l$ th class. Let us denote by $L_{i, j}^{P V R}\left(t_{s}, l\right)$ and $O_{j}^{P V R}\left(t_{s}, l\right)$ the number of packets in $V O Q_{i, j}^{P V R}(l)$ and $O Q_{j}^{P V R}(l)$ at the beginning of scheduling cycle $t_{s}$.

The following mapping routine guarantees that all packets from the $l$ th class sent by $O P T$ are mapped to packets from the $l$ th class sent by $P V R$ (this will be proved in what follows). The routine is executed at each scheduling cycle at which $P V R$ schedules packets from the $l$ th class, and adds or modifies some mappings according to the actions of $P V R$ and $O P T$.

Mapping Routine (scheduling cycle $\boldsymbol{t}_{s}$ at which $\boldsymbol{P V R}$ scheduled the $\boldsymbol{l}$ th class). Let $t_{q}^{\prime}$ be the previous scheduling cycle at which $P V R$ scheduled the $l$ th class.

Step 1. Consider each input queue $V O Q_{i, j}$ separately. If during $\left(t_{q}^{\prime}, t_{s}\right] P V R$ accepted at least one packet of the $l$ th class into $V O Q_{i, j}^{P V R}(l)$, then add a mapping from all the packets of the $l$ th class accepted by $O P T$ into $V O Q_{i, j}$ during $\left(t_{q}^{\prime}, t_{s}\right]$ to that packet.

If during $\left(t_{q}^{\prime}, t_{s}\right.$ ] both $P V R$ and $O P T$ did not accept any packet of the $l$ th class into $V O Q_{i, j}$ nothing has to be done.

If during $\left(t_{q}^{\prime}, t_{s}\right] P V R$ did not accept any packet into $V O Q_{i, j}^{P V R}(l)$ while $O P T$ accepted at least one packet of the $l$ th class into $V O Q_{i, j}, V O Q_{i, j}^{P V R}(l)$ must be full just before $t_{s}$. In this case, cancel all mappings involving packets of $P V R$ that are in $V O Q_{i, j}^{P V R}(l)$ just before $t_{s}$ (if any). Then, add a mapping from all the $O P T$ packets of the $l$ th class that are in $V O Q_{i, j}$
just before $t_{s}$, to the packets of $P V R$ in $V O Q_{i, j}^{P V R}(l)$ just before $t_{s}$, in an even way. (We will later show that each packet of $P V R$ is mapped to at most $M$ times in any of the cases.)

Step 2. Consider all packets from the $l$ th class scheduled during ( $\left.t_{q}^{\prime}, t_{s}\right]$ by $O P T$ from an input queue $V O Q_{i, j}$ such that $L_{i, j}^{P V R}\left(t_{s}, l\right)>0$ to an output queue $O Q_{j}$ such that $O_{j}^{P V R}\left(t_{s}, l\right)<B O_{j} / M$. First, cancel all mappings involving these packets (if any). Then, add a mapping from all these packets to packets from the $l$ th class scheduled by $P V R$ during scheduling cycle $t_{s}$ in an even way. (We will later show that each $P V R$ packet is mapped to at most $M$ times.)

Step 3. Consider all packets from the $l$ th class scheduled during $\left(t_{q}^{\prime}, t_{s}\right]$ by $O P T$ to output queues $O Q_{j}$ such that $O Q_{j}^{P V R}(l)$ is full just before $t_{s}$, i.e., $O_{j}^{P V R}\left(t_{s}, l\right)=B O_{j} / M$. First, cancel all the mappings involving these packets (if any). Then, map each such packet $p$ scheduled by $O P T$ to $O Q_{j}$ during scheduling cycle $t_{r}^{\prime \prime}\left(t_{q}^{\prime}<t_{r}^{\prime \prime} \leqslant t_{s}\right)$ to the packet in position $\left\lfloor L^{O P T}\left(p, t_{r}^{\prime \prime}\right) / M\right\rfloor$ in $O Q_{j}^{P V R}(l)$ just before $t_{s}$. (We will later show that such a packet must exist, and that any such packet is mapped to at most $2 M$ times in Step 3 during the execution of the algorithm.)

Consider an $O P T$ packet $p$ of the $l$ th class scheduled from $V O Q_{i, j}$ to $O_{j}$. The mapping routine is built so that $p$ is mapped no later than scheduling cycle $t_{s}$, where $t_{s}$ is the first scheduling cycle after $p$ is scheduled by $O P T$, in which $P V R$ schedules the $l$ th class. If $V O Q_{i, j}^{P V R}(l)$ is not empty just before $t_{s}$, then $p$ is mapped by either Step 2 or Step 3 (depending on whether $O_{j}^{P V R}(l)$ is full or not just before $t_{s}$ ). If $V O Q_{i, j}^{P V R}(l)$ is empty just before $t_{s}$, then the mapping of $p$ that is done in Step 1 (possibly already in previous cycles) is used.

First we demonstrate that all $O P T$ packets are mapped.
Claim 4. Each packet from the lth class sent by OPT is mapped to a $P V R$ packet from the lth class.

Proof. We show that each $O P T$ packet $p$ of the $l$ th class scheduled from $V O Q_{i, j}$ to $O_{j}$ receives a mapping which is final (i.e., never changes) no later than $t_{s}$, where $t_{s}$ is the first scheduling cycle after $p$ is scheduled by $O P T$, in which $P V R$ schedules the $l$ th class. First observe that each packet accepted by $O P T$ to some input queue at time step $t^{\prime}$, is mapped by Step 1 no later than $t_{s}^{\prime}$, where $t_{s}^{\prime}$ is the first scheduling cycle in which $P V R$ scheduled packets of the $l$ th class in time step $t^{\prime}$ or later. Now, to see that $p$ receives its final mapping by the claimed time, observe that by the mapping routine, $p$ is never mapped again after $t_{s}$. If $V O Q_{i, j}^{P V R}(l)$ is not empty and $O_{j}^{P V R}(l)$ is not full just before $t_{s}$, then $p$ is mapped by Step 2 at $t_{s}$. If $V O Q_{i, j}^{P V R}(l)$ is not empty and $O_{j}^{P V R}(l)$ is full just before $t_{s}$, then $p$ is mapped at $t_{s}$ by Step 3. If $V O Q_{i, j}^{P V R}(l)$ is empty just before $t_{s}$, then the mapping of $p$ created in Step 1 either at $t_{s}$ or beforehand is used (observe that $p$ must be mapped in Step 1 no later than $t_{s}$ ).

Next we show that there always exists a $P V R$ packet to map to as required by the mapping routine, and that each $P V R$ packet is mapped to at most $4 M$ times.

Lemma 5. The mapping routine is feasible. Each PVR packet is mapped to at most $4 M$ times.

Proof. We consider each of the steps of the mapping routine separately.
Step 1. First observe that by the specifications of the step, the required $P V R$ packets always exist. Next observe that if a $P V R$ packet is mapped to in more than one execution of Step 1 (in two different scheduling cycles) then the previous mappings are first canceled. We now argue that each $P V R$ packet is mapped to at most $M$ times in a single execution of Step 1. Note that during $\left(t_{q}^{\prime}, t_{s}\right]$ at most $M$ packets (of the $l$ th class) can arrive (and be accepted by $O P T$ ) to $V O Q_{i, j}$. Therefore, if in Step 1 a mapping to a new accepted packet of $P V R$ is created, at most $M$ packets are mapped to it. In case in Step 1 new mappings are created for all the $O P T$ packets of the $l$ th class in $V O Q_{i, j}$, then observe that $L_{i, j}^{O P T}\left(t_{s}\right) \leqslant B I_{i, j}$ and $L_{i, j}^{P V R}\left(t_{s}, l\right)=B I_{i, j} / M$.
Step 2. Consider all packets from the $l$ th class scheduled by $O P T$ during $\left(t_{q}^{\prime}, t_{s}\right]$ from an input queue $V O Q_{i, j}$ such that $L_{i, j}^{P V R}\left(t_{s}, l\right)>0$ to an output queue $O Q_{j}$ such that $O_{j}^{P V R}\left(t_{s}, l\right)<B O_{j} / M$. Since $P V R$ computes a maximum size constrained matching during $t_{s}$ and in each input queue under consideration there exists a packet (from the $l$ th class) that is eligible for scheduling, the number of packets from the $l$ th class scheduled by $O P T$ from these queues during $\left(t_{q}^{\prime}, t_{s}\right]$ is bounded by $M$ times the number of packets from the $l$ th class scheduled by $P V R$ during $t_{s}$. Thus, we can map all such packets scheduled by $O P T$ to packets scheduled by $P V R$ so that each $P V R$ packet is mapped to at most $M$ times.

Step 3. Consider a packet $p$ scheduled by $O P T$ that arrives at $t_{r}^{\prime \prime}, t_{q}^{\prime}<t_{r}^{\prime \prime} \leqslant t_{s}$, to an output queue $O Q_{j}$ of $O P T$ such that $O_{j}^{P V R}\left(t_{s}, l\right)=B O_{j} / M$. The specified mapping is well defined because $O_{j}^{O P T}\left(t_{r}^{\prime \prime}\right) \leqslant B O_{j}$ and $O_{j}^{P V R}\left(t_{s}, l\right)=B O_{j} / M$. Note that for any scheduling cycle $t_{s}$ in which a mapping is added in Step 3, no packet is sent from $O Q_{j}^{P V R}(l)$ during $\left[t_{q}^{\prime}, t_{s}\right)$, because otherwise $O Q_{j}^{P V R}(l)$ would not be full just before scheduling cycle $t_{s}$. Therefore, the position of a packet $p$ to which a mapping is added in Step 3 at scheduling cycle $t_{s}$ is the same position it had in any scheduling cycle in $\left[t_{q}^{\prime}, t_{s}\right.$ ) (and in particular such packet was in $O Q_{j}^{P V R}(l)$ during the whole interval of time).

We now argue that any $P V R$ packet receives at most $2 M$ mappings in Step 3 during the course of the algorithm, that is we show that at most $2 M$ different packets can be mapped to any single packet that passes through $O Q_{j}^{P V R}(l)$. Note that for both $O P T$ and $P V R$ no packet is ever preempted from $O Q_{j}$ and a packet is sent out whenever possible (i.e., for $O P T$, in each time step when $O Q_{j}^{O P T}$ is not empty, and for $P V R$, in each time step when packets of the $l$ th class are to be sent and $O Q_{j}^{P V R}(l)$ is not empty). Using Lemma 2, we assume without loss of generality that $O P T$ sends packets out of $O Q_{j}$ in FIFO order. We therefore observe that the relative order of packets in $O Q_{j}$ (of $O P T$ ) never changes and that the distance between two packets in $O Q_{j}$ (of $O P T$ ) never changes.

Thus, for a given packet $p$ that passes through $O Q_{j}^{P V R}(l)$ we can identify the first packet (according to the order defined in $O Q_{j}$ of $O P T$ ) that is mapped to $p$. Let this packet be $p^{\prime}$. Denote by $\hat{t}_{a}$ the scheduling cycle in which it arrives to $O Q_{j}$ and let $q^{\prime}$ be the position
in $O Q_{j}$ to which it arrives. Let $t_{s}, \hat{t}_{a} \leqslant t_{s}$ be the scheduling cycle in which the mapping between $p^{\prime}$ and $p$ is created, and let $q$ be the position of $p$ in $O Q_{j}^{P V R}(l)$ just before $t_{s}$. By the specifications of Step 3 we have that $\left\lfloor q^{\prime} / M\right\rfloor=q$. To show that at most $2 M$ packets are mapped to $p$, we demonstrate that any packet other than $p^{\prime}$ that is mapped to $p$ must be at distance at most $2 M-1$ from $p^{\prime}$ in $O Q_{j}$.

Assume towards a contradiction that a packet $p^{\prime \prime}$ at distance $\delta \geqslant 2 M$ from $p^{\prime}$ in $O Q_{j}$ is mapped to $p$. Let $\hat{t}_{b}$ be the scheduling cycle in which $p^{\prime \prime}$ arrives to $O Q_{j}$, and let $q^{\prime \prime}$ be the position of $p^{\prime \prime}$ in $O Q_{j}$ after its arrival to $O Q_{j}$. Consider time interval $\left[\hat{t}_{b}, \hat{t}_{a}\right)$, and let $x$ be the number of packets sent out from $O Q_{j}$ by $O P T$ in this time interval and $y$ be the number of packets sent out from $O Q_{j}^{P V R}(l)$ by $P V R$ in this time interval. Since $p$ is present in $O Q_{j}^{P V R}(l)$ at both $\hat{t}_{b}$ and $\hat{t}_{a}$, we know that $O Q_{j}^{P V R}(l)$ is never empty during $\left[\hat{t}_{b}, \hat{t}_{a}\right)$, and therefore we have that $x \leqslant M(y+1)$, because (unless $O Q_{j}^{P V R}(l)$ is empty) $O P T$ cannot send $M$ packets without $P V R$ sending at least one packet in the same time interval. We now have that $q^{\prime \prime}=q^{\prime}-x+\delta$ and therefore $\left\lfloor\left(q^{\prime}-x+\delta\right) / M\right\rfloor=q-y$. On the other hand,

$$
\begin{aligned}
\left\lfloor\left(q^{\prime}-x+\delta\right) / M\right\rfloor & \geqslant\left\lfloor\left(q^{\prime}-M(y+1)+\delta\right) / M\right\rfloor \geqslant\left\lfloor\left(q^{\prime}-M y+M\right) / M\right\rfloor \\
& =\left\lfloor q^{\prime} / M\right\rfloor-y+1>q-y
\end{aligned}
$$

This is a contradiction and hence $p^{\prime \prime}$ cannot be mapped to $p$.
By the above we can conclude that at any time any $P V R$ packet has at most $4 M$ mappings: at most $M$ mappings created at Step 1, at most $M$ mappings created at Step 2, and at most $2 M$ mappings created at Step 3.

The next lemma shows that $P V R$ loses at most a factor of $4 M^{\prime}$ with respect to the optimal throughput of the $l$ th class.

Lemma 6. For any input sequence $\sigma$ and any class $l, V_{l}^{P V R}(\sigma) \geqslant V_{l}^{O P T}(\sigma) /\left(4 M^{\prime}\right)$ for any speedup.

Proof. According to Claim 4 and Lemma 5, all packets from the $l$ th class sent by $O P T$ are mapped by the mapping routine, which maps to any single $P V R$ packet of the $l$ th class at most $4 M$ packets. The lemma follows since the values of packets in the same class differ by at most a factor of 2 if we have $M=\lceil\log \alpha\rceil$ classes, and are identical if we have $M=k$ classes.

The following theorem shows that the $P V R$ policy is $\left(4 M^{\prime}\right)$-competitive.
Theorem 6. The competitive ratio of PVR in the non-FIFO model is at most $4 M^{\prime}$ for any speedup.

Proof. By Lemma 6,

$$
V^{P V R}(\sigma)=\sum_{l=1}^{M} V_{l}^{P V R}(\sigma) \geqslant \sum_{l=1}^{M} V_{l}^{O P T}(\sigma) /\left(4 M^{\prime}\right)=V^{O P T}(\sigma) /\left(4 M^{\prime}\right)
$$

Observe that no packets are dropped by $P V R$ at the outputs (because back pressure is used). The following claim states that output buffers never overflow under $P V F^{P}$.

Claim 5. No packet is dropped at the outputs under $P V F^{P}$.
The claim holds since at any time the total number of packets in an output buffer of $P V F^{P}$ is less than or equal to the number of packets in the corresponding output buffer of $P V R$, which does not drop packets at the outputs.

Finally, we derive the competitive ratio of the $P V F^{P}$ policy using Lemma 3, Theorem 6 and Claim 5.

Theorem 7. The competitive ratio of the $P V R^{P}$ policy is at most $4 \cdot M^{\prime} \cdot C_{P}$ for any speedup.

## 5. Comparing to OQ switches

In this section we briefly consider the question of comparing the throughput of a CIOQ switch to that of an OQ switch with FIFO buffers that has a "similar" amount of memory. We show a memory allocation for the CIOQ switch, and a switch policy which is 4-competitive with respect to the optimal throughput achievable by the OQ switch.

We also formulate a closely related question of how to divide the memory available to a CIOQ switch between the input ports and the output ports. That is, given the total amount of memory and the speedup of the switch, how much memory should be placed at the inputs and how much at the outputs. We assume here, as in [9], that each input port has a single buffer (VOQ is not implemented) and that there is no FIFO constraint imposed on the input buffers (i.e., at any time any packet can be extracted from an input buffer). Suppose that we have a total of $M$ units of memory, each unit capable of storing a single packet. Obviously, for $S=1$ all $M$ units of memory should be placed at the inputs and for $S=N$ all $M$ units should be placed at the outputs. However, it is unclear what should be done for $1<S<N$. Xie and Lea [28], study this question using simulations.

In the following lemma we consider a CIOQ switch with a speedup $S=2$, and the Critical Cell First (CCF) scheduling policy for CIOQ switches [9]. This scheduling policy uses a simulation of a "shadow" OQ switch, and assuming that there are no memory space constraints, allows the CIOQ switch to completely mimic the traffic sent out of the simulated OQ switch [9]. We show a memory allocation for the CIOQ switch, and a feasible memory partition between the input and the output ports, which is sufficient for this setting. That is, the set of packets transmitted from the CIOQ switch will be identical to the set of packets transmitted from the OQ switch.

Lemma 7. If we want to simulate a FIFO OQ switch that has a total memory of $M^{O Q}$ slots (divided equally between the output ports) using a CIOQ switch that has a speedup $S=2$ and uses for scheduling CCF [9], then the memory requirement of the CIOQ switch is at most $3 M^{O Q}$. A feasible memory partition is to allocate $2 M^{O Q}$ slots to the inputs and $M^{O Q}$ slots to the outputs (divided equally between the input and the output ports).

Proof. Denote by $B^{O Q}$ the size of a buffer in the OQ switch. We denote the size of an input buffer and an output buffer in the CIOQ switch by $B I^{C I O Q}$ and $B O^{C I O Q}$, respectively. We install in the CIOQ switch buffers of size $B I^{C I O Q}=2 B^{O Q}$ and $B O^{C I O Q}=B^{O Q}$. Now we show that this allocation is sufficient. Notice that the delay of a packet in the OQ switch is at most $B^{O Q}$. Since CCF completely mimics the OQ switch [9], the delay of any packet in the CIOQ switch is also bounded by $B^{O Q}$. Therefore, any input queue would never contain more than $2 B^{O Q}$ packets (recall that $S=2$ ) and any output queue would never contain more than $B^{O Q}$ packets. Otherwise, the delay constraint would be violated.

We now assume that we have an OQ switch and a CIOQ switch with an arbitrary speedup, and with memory allocation and partition as in the above lemma. We define a switch policy for the CIOQ switch and compare the throughout achieved by this policy to the optimal throughput achievable on the OQ switch. This policy is defined using the CCF scheduling policy, and an arbitrary buffer management policy $P$.

## Simulate OQ Variable Switch Policy ( $\mathbf{S O V}^{\boldsymbol{P}}$ ).

Input Buffer Management: Simulate a FIFO OQ switch with the buffer management policy $P$ and accept/drop packets that $P$ accepts/drops in the simulated OQ switch.
Output Buffer Management: Apply the TD policy.
Scheduling: Every time step, apply the Critical Cell First (CCF) algorithm [9] and compute two matchings, as if $S=2$. (CCF makes its decisions based on a simulation of the OQ switch on an input sequence that contains the packets accepted by $P$.) For $S \geqslant 2$, schedule both of the matchings. For $S<2$, select for scheduling the matching with the maximum weight and drop the packets of the second matching.

We show an upper bound on the competitive ratio (with respect to the optimal throughout in the OQ switch) of $S O V^{P}$, as a function of $C_{P}$.

Theorem 8. Consider a FIFO OQ switch and a CIOQ switch with memory allocation as in Lemma 7. For any speedup, the competitive ratio of $\mathrm{SOV}^{P}$ is at most $2 C_{P}$ with respect to the optimal throughput achievable in the OQ switch.

Proof. It is shown in [9] that if there are no memory constraints, a CIOQ switch with speedup $S=2$ using CCF can completely mimic the OQ switch. First assume that $S \geqslant 2$. If the switch is provided with memory allocation and partition as in Lemma 7, then there is never a shortage of memory space, and therefore the packets sent from the CIOQ switch are identical to those sent from the OQ switch that uses $P$. It follows that the competitive ratio of $S O V^{P}$ (with respect to the optimal throughput in the OQ switch) is at most $C_{P}$. For $S<2$ we lose at most a factor of 2 since during each time step only the heavier matching is scheduled and the other is dropped.

If we use as the buffer management policy ( $P$ ) the greedy policy GRD which is 2-competitive, we have that $S O V^{G R D}$ is 4-competitive with respect to the optimal throughout in the OQ switch.

## 6. Concluding remarks

A major problem addressed today in networking research is the need for fast switch architectures supporting guaranteed QoS. In this paper we consider the CIOQ architecture that gained popularity as a platform for high performance switches. We design robust switch policies that maximize the switch throughput for any traffic pattern and use competitive analysis to analyze their performance.

An intriguing open problem is whether one can obtain a constant-competitive switch policy for an arbitrary speedup in the case of arbitrary packet values or whether a lower bound depending on the speedup can be shown. Another interesting direction is to further study how the available memory should be partitioned between the input ports and the output ports for a given speedup to achieve the best performance, and how the performance of a switch is affected by such a division.

## Acknowledgments

We thank Yishay Mansour and Zvi Lotker for useful discussions. We also thank two anonymous referees for useful comments and suggestions.

## References

[1] W. Aiello, E. Kushilevitz, R. Ostrovsky, A. Rosén, Dynamic routing on networks with fixed-size buffers, in: Proceedings of SODA, 2003.
[2] W. Aiello, Y. Mansour, S. Rajagopolan, A. Rosén, Competitive queue policies for differentiated services, in: Proceedings of INFOCOM, 2000, pp. 431-440.
[3] N. Andelman, Y. Mansour, A. Zhu, Competitive queueing policies for QoS switches, in: The 14th ACMSIAM SODA, 2003.
[4] T. Anderson, S. Owicki, J. Saxe, C. Thacker, High speed switch scheduling for local area networks, ACM Trans. Comput. Systems (1993) 319-352.
[5] Y. Azar, Y. Richter, Management of multi-queue switches in QoS networks, in: Proceedings of STOC, 2003.
[6] D. Black, S. Blake, M. Carlson, E. Davies, Z. Wang, W. Weiss, An architecture for differentiated services, in: Internet RFC 2475, 1998.
[7] A. Borodin, R. El-Yaniv, Online computation and competitive analysis, Cambridge University Press, 1998.
[8] A. Charny, Providing QoS guarantees in input-buffered crossbar switches with speedup, PhD dissertation, August 1998, MIT.
[9] S.T. Chuang, A. Goel, N. McKeown, B. Prabhakar, Matching output queueing with a combined input output queued switch, IEEE J. Selected Areas Commun. 17 (1999) 1030-1039.
[10] J.G. Dai, B. Prabhakar, The throughput of data switches with and without speedup, in: Proceedings of INFOCOM, 2000.
[11] S. Dolev, A. Kesselman, Bounded latency scheduling scheme for ATM cells, J. Comput. Networks 32 (3) (2000) 325-331.
[12] P. Giaccone, E. Leonardi, B. Prabhakar, D. Shah, Delay performance of high-speed packet switches with low speedup, in: Proceedings of the IEEE GLOBECOM 2002, Taipei, Taiwan, 2002.
[13] E.L. Hahne, A. Kesselman, Y. Mansour, Competitive buffer management for shared-memory switches, in: Proceedings of SPAA, 2001, pp. 53-58.
[14] M. Karol, M. Hluchyj, S. Morgan, Input versus output queuing an a space division switch, IEEE Trans. Commun. 35 (1987) 1347-1356.
[15] A. Kesselman, Z. Lotker, Y. Mansour, B. Patt-Shamir, B. Schieber, M. Sviridenko, Buffer overflow management in QoS switches, SIAM J. Comput. 33 (3) (2004) 563-583.
[16] A. Kesselman, Y. Mansour, Loss-bounded analysis for differentiated services, J. Algorithms 46 (1) (2003) 79-95.
[17] A. Kesselman, Y. Mansour, Harmonic buffer management policy for shared memory switches, Theoret. Comput. Sci., Special Issue on Online Algorithms, In Memoriam: Steve Seiden, in press.
[18] M.A. Marsan, A. Bianco, E. Filippi, P. Giaccone, E. Leonardi, F. Neri, A comparison of input queuing cell switch architectures, in: IEEE BSS'99, 3rd International Workshop on Broadband Switching Systems, Kingston, Canada, 1999.
[19] M.A. Marsan, A. Bianco, E. Leonardi, L. Milia, RPA: a flexible scheduling algorithm for input buffered switches, IEEE Trans. Commun. 47 (12) (1999) 1921-1933.
[20] Y. Mansour, B. Patt-Shamir, Optimal smoothing schedules for real-time streams, in: Proceedings of PODC, 2000, pp. 21-29.
[21] N. McKeown, Scheduling algorithms for input-queued cell switches, PhD Thesis, University of California at Berkeley, 1995.
[22] N. Mckeown, A. Mekkittikul, A starvation free algorithm for achieving $100 \%$ throughput in an input queued switch, in: ICCCN 96, Washington, DC, 1996.
[23] N. McKeown, P. Varaiya, J. Walrand, Scheduling cells in an input-queued switch, IEEE Electron. Lett. (1993) 2174-2175.
[24] V. Paxson, S. Floyd, Wide area traffic: the failure of poisson modeling, IEEE/ACM Trans. Networking (1995).
[25] B. Prabhakar, N. McKeown, On the speedup required for combined input and output queued switching, Automatica 35 (1999).
[26] D. Sleator, R. Tarjan, Amortized efficiency of list update and paging rules, in: CACM 28, 1985, pp. 202-208.
[27] A. Veres, M. Boda, The chaotic nature of TCP congestion control, in: Proceedings of INFOCOM 2000, 2000, pp. 1715-1723.
[28] J. Xie, C.T. Lea, Speedup and buffer division in input/output queuing ATM switches, in: Proc. IEEE Global Telecommunications Conference, vol. 1a, 1999, pp. 49-53.
[29] M. Yang, S.Q. Zheng, Efficient scheduling for CIOQ switches with space-division multiplexing speedup, in: Proceedings of INFOCOM, 2003.


[^0]:    A preliminary version of this paper appeared in the Proceedings of SPAA 2003.

    * Corresponding author.

    E-mail addresses: akessel@mpi-sb.mpg.de (A. Kesselman), adiro@cs.technion.ac.il (A. Rosén).
    1 The work of the author was supported by AvH-Stiftung.

[^1]:    ${ }^{2}$ With slight abuse of notation we say that $t_{0}=(t-1)_{S}$, and that $t_{S+1}=(t+1)_{1}$.

